

Katamaran

Semi-Automated Verification of Instruction Set Architectures

Steven
Keuchel

Georgy
Lukyanov

Dominique
Devriese

June 16, 2020



Hardware (Assisted) Security




CHERI

Intel SGX

ARM TrustZone

Program Security



“Robust and compositional verification of object capability patterns.”
Swasey, Garg & Dreyer. *OOPSLA'17*.

“Reasoning about object capabilities with logical relations and effect parametricity.”
Devriese, Birkedal & Piessens. *EuroS&P'16*.

“Linear Capabilities for Fully Abstract Compilation of Separation-Logic-Verified Code.”
Van Strydonck, Piessens & Devriese. *ICFP'19*.

“Beyond good and evil: Formalizing the security guarantees of compartmentalizing compilation”.
Juglaret et al. *CSF'16*.

Hardware (Assisted) Security




“Reasoning about a Machine with Local Capabilities.”
Skorstengaard et al, *TOPLAS 42.1 (2019)*.

CHERI
“Rigorous engineering for hardware security: Formal modelling and proof [..].”
Nienhuis et al. *IEEE S&P'20*.

PUMP
“Micro-policies: Formally verified, tag-based security monitors.”
De Amorim et al. *IEEE S&P'15*.

Program Security



“Robust and compositional verification of object capability patterns.”
Swasey, Garg & Dreyer. *OOPSLA’17*.

“Reasoning about object capabilities with logical relations and effect parametricity.”
Devriese, Birkedal & Piessens. *EuroS&P’16*.

“Linear Capabilities for Fully Abstract Compilation of Separation-Logic-Verified Code.”
Van Strydonck, Piessens & Devriese. *ICFP’19*.

“Beyond good and evil: Formalizing the security guarantees of compartmentalizing compilation”
Juglaret et al. *CSF’16*.

Hardware (Assisted) Security




“Reasoning about a Machine with Local Capabilities.”
Skorstengaard et al, *TOPLAS 42.1 (2019)*.

CHERI
“Rigorous engineering for hardware security: Formal modelling and proof [..].”
Nienhuis et al. *IEEE S&P’20*.

PUMP
“Micro-policies: Formally verified, tag-based security monitors.”
De Amorim et al. *IEEE S&P’15*.

Capability Safety for Capability Machines

Capability Machines



Hardware Guarantees

- Capabilities are unforgeable
- Permissions are checked
- Capability manipulation is safe

Can we verify
this on the spec?

Example: Store Instruction

```
unit execute_store (d : reg, s : reg) :=  
  let: c : cap := call read_reg_cap d in  
  let: wa : bool := call write_allowed c.perm in  
  let: wb : bool := call within_bounds c in  
  assert (wa && wb) ;;  
  let: w : cap + int := call read_reg_word s in  
  call write_mem c.cursor w ;; call update_pc
```

μSail code for execute_store

Universal Contract

$$\left\{ \begin{array}{l} * \\ r \in \text{reg} \end{array} r \mapsto w_r * \text{safe}(w_r) \right\}$$

execute_store d s

$$\left\{ \begin{array}{l} * \\ r \in \text{reg} \end{array} r \mapsto w_r * \text{safe}(w_r) \right\}$$

Checks are critical!!

"Reasoning about a Machine
with Local Capabilities."
Skorstengaard et al, *TOPLAS* 42.1 (2019).

Universal Safety Contract

Memory subset m


$$\begin{aligned} & \text{safe}(\text{cap}(p, b, e, a)) \\ & \Leftrightarrow [b, e[\subseteq \text{dom}(m) \\ & \wedge (R \sqsubseteq p \Rightarrow \\ & \quad \forall a \in [b, e[. \text{safe}(m(a))) \\ & \wedge \dots \end{aligned}$$

$\{ * r \mapsto w_r * \text{safe}(c_r) \}$
 $r \in \text{reg}$

unit execute_store (d : **reg**, s : **reg**) :=

let: c : **cap** := **call** read_reg_cap d **in**

$\{ (* r \mapsto w_r * \text{safe}(c_r)) * \lceil c = w_d \wedge c = \text{cap}(p, b, e, a) \rceil \}$
 $r \in \text{reg}$

let: wa : **bool** := **call** write_allowed c.perm **in**

let: wb : **bool** := **call** within_bounds c **in**

assert (wa && wb) ;;

$\{ \dots c = \text{cap}(p, b, e, a) \wedge p \sqsupseteq W \wedge b \leq a < e \}$

let: w : **cap** + **int** := **call** read_reg_word s **in**

$\{ \dots c = \text{cap}(p, b, e, a) \wedge p \sqsupseteq W \wedge b \leq a < e \wedge w = w_s \}$

call write_mem c.cursor w ;; **call** update_pc


$\{ * r \mapsto w_r * \text{safe}(c_r) \}$
 $r \in \text{reg}$

$\{ \text{safe}(\text{cap}(p, b, e, -)) * \text{safe}(w) * \lceil b \leq a < e \wedge p \sqsupseteq W \rceil \}$


write_mem a w

$\{ \text{safe}(\text{cap}(p, b, e, -)) * \text{safe}(w) \}$

Verifiers




Verified Verifiers




Katamaran
Verified Semi-Automated
Separation Logic Verifier for Sail


Sail DSL for ISA Specifications



Sail DSL for ISA Specifications




Katamaran



Katamaran Workflow

COQ



Katamaran Structure

COQ

Symbolic
Executor

VeriFast / MFVF

Program Logic
Interface


SL Interface

VST / MSL


Bedrock /
MirrorShard

Iris

Operational
Semantics



Katamaran Structure



μSail Language Features

Mutable variables	Registers	External functions
Primitive types (Bool, enum, int, string,...)	Structured types (List, records, unions)	Type polymorphism
Bitvectors	Int/bool/order polymorphism	Return, exceptions, while-loops
Scattered Definitions	Bidirectional mappings	Complex l-values

■ Supported

■ Unsupported /
Maybe planned

■ Not planned

Sail Proof Support

- Shallow embedded syntax
- Monadic semantics
(free prompt monad /
state monad)
- Prover's assertion logic
- LTac / Eisbach

Katamaran

- Deeply embedded syntax
- Operational semantics
- Embedded separation logic
- Gallina (reflective proofs)

Future Work

Short Term Future

Program Logic Soundness

Symbolic Execution
Soundness

Automation

Case Study: Register only capabilities

Mid Term Future

Linear capabilities

Skorstengaard, Devriese & Birkedal.
"StkTokens: Enforcing well-bracketed control flow and stack encapsulation using linear capabilities." *POPL'19*.

Program Logic Instance

Iris?

Language Features

Bitvectors

Local capabilities

Skorstengaard, Devriese & Birkedal.
"Reasoning about a Machine with Local Capabilities." *TOPLAS* 42.1 (2019).

REDFIN - REDuced instruction set for Fixed-point & INteger arithmetic

Mokhov, Lukyanov & Lechner. "Formal Verification of Spacecraft Control Programs." *Haskell'19*.

Uninitialized capabilities

Huyghebaert, Van Strydonck, Keuchel & Devriese. "Uninitialized Capabilities." *arXiv:2006.01608* (2020).

Long Term Future

Sail Integration

CHERI

Woodruff et al. "The CHERI capability model: Revisiting RISC in an age of risk." ISCA'14.

Intel SGX

McKeen et al. "Innovative instructions and software model for isolated execution." HASP'13.

Secure Compilation

Patrignani, Ahmed & Clarke. "Formal approaches to secure compilation: A survey of fully abstract compilation and related work." *CSUR 51.6 (2019)*.

Thanks for your
Attention!



<https://github.com/skeuchel/katamaran>